Page 3 Dkt: 884.409US1

IN THE CLAIMS

Please amend the claims as indicated below.

Please cancel claim 24 as presented in the RESPONSE TO RESTRICTION
REQUIREMENT UNDER 37 CFR § 1.142 AND PRELIMINARY AMENDMENT UNDER 37
CFR § 1.115.

Please amend claim 25 as presented in the RESPONSE TO RESTRICTION
REQUIREMENT UNDER 37 CFR § 1.142 AND PRELIMINARY AMENDMENT UNDER 37
CFR § 1.115.

- 1. (Original) A microelectronic device comprising:
 - a die fixed within a package core;
 - a metallization layer built up upon said die and said package core; and
- a grid array interposer unit having a first surface laminated to said metallization layer, said grid array interposer unit having an array of electrical contacts on a second surface thereof for connection to an external circuit board.
- 2. (Previously Amended) The microelectronic device claimed in claim 1, wherein: said metallization layer includes a first metallization portion located over said die and a second metallization portion located over said package core.
- 3. (Original) The microelectronic device of claim 1, comprising: at least one de-coupling capacitor connected to said second surface of said grid array interposer unit to provide de-coupling for circuitry within said die.
- 4. (Original) The microelectronic device of claim 3, wherein: said grid array interposer unit has a thickness between said first and second surfaces that is no greater than 0.5 millimeters.
- 5. (Original) The microelectronic device of claim 1, wherein:

Serial Number: 09/845896

Filing Date: April 30, 2001

Title: HIGH PERFORMANCE, LOW COST MICROELECTRONIC CIRCUIT PACKAGE WITH INTERPOSER

said grid array interposer unit includes an opening that exposes a first portion of said metallization layer, said microelectronic device further comprising at least one de-coupling capacitor connected to said first portion of said metallization layer to provide de-coupling for circuitry within said die.

- 6. (Original) The microelectronic device of claim 1, wherein: said die is fixed within said package core using an encapsulation material.
- 7. (Original) The microelectronic device of claim 1, wherein: said package core is formed from a dielectric board material having a metallic cladding on at least one surface thereof.
- (Original) The microelectronic device of claim 7, wherein: 8. said metallic cladding is conductively coupled to ground during operation of said device to provide a ground plane for at least one transmission structure within said metallization layer.
- 9. (Original) The microelectronic device of claim 7, wherein: said metallic cladding is conductively coupled to a power source during device operation to form a power plane.
- 10. (Original) The microelectronic device of claim 7, wherein: said metallization layer includes at least one ground pad that is conductively coupled to said metallic cladding on said package core through one or more via connections.
- 11. (Original) The microelectronic device of claim 1, wherein: said die includes a plurality of power bars and a plurality of ground bars distributed on a surface thereof, each of said plurality of power hars being conductively coupled to multiple power bond pads of said die and each of said plutality of ground bars being conductively coupled to multiple ground bond pads of said die.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 09/845896 Filing Date: April 30, 2001

Title: HIGH PERFORMANCE, LOW COST MICROELECTRONIC CIRCUIT PACKAGE WITH INTERPOSER

12. (Original) The microelectronic device of claim 11, wherein: said plurality of power bars and said plurality of ground bars are interleaved within a central region of said surface of said die.

Page 5 Dkt: 884.409US1

- 13. (Original) The microelectronic device of claim 11, wherein: said die includes a plurality of signal contact pads distributed within a peripheral region of said surface.
- 14. (Original) The microelectronic device of claim 1, wherein:
 said metallization layer includes at least one power landing pad situated over said die,
 said at least one power landing pad being conductively coupled to multiple power bond pads on
 said die through corresponding via connections.
- 15. (Original) The microelectronic device of claim 14, wherein:
 said metallization layer includes at least one ground landing pad situated over said die,
 said at least one ground landing pad being conductively coupled to multiple ground bond pads on
 said die through corresponding via connections.
- 16. (Original) The microelectronic device of claim 1, wherein:
 said metallization layer includes at least one power landing pad situated over said
 package core, said at least one power landing pad being conductively coupled to multiple power
 bond pads on said die through a trace portion extending over said die and a plurality of via
 connections.
- 17. (Original) The microelectronic devide of claim 1, wherein:
 said metallization layer includes at least one signal landing pad situated over said
 package core, said at least one signal landing pad being conductively coupled to a signal bond
 pad on said die through a path including a transmission line segment.
- 18. (Original) The microelectronic device of claim 1, wherein:

Title: HIGH PERFORMANCE, LOW COST MICROELECTRONIC CIRCUIT PACKAGE WITH INTERPOSER

said microelectronic device includes a single metallization layer between said die and said grid array interposer unit.

Claims 19-23. (Canceled)

B

<u>24</u> <u>25</u>. (Currently Amended) An electrical system comprising: a microelectronic device having:

a die/core assembly including a die fixed within a package core, said die/core assembly having a first surface;

a metallization layer built up over said first surface of said die/core assembly, said metallization layer having a first metallization portion over said die and a second metallization portion over said package core; and

a grid array interposer unit laminated to said metallization layer, said grid array interposer unit having a first array of electrical contacts on a surface thereof; and a circuit board having a second array of electrical contacts, said grid array interposer unit being coupled to said circuit board so that contacts within said first array of electrical contacts are conductively coupled to corresponding contacts within said second array of electrical contacts.

36

25. (Restored) The electrical system claimed in claim.24, wherein: said circuit board is a computer motherboard.

Br

- 26. (Currently Amended) The electrical system of claim <u>24</u> 25, wherein: said first array of electrical contacts includes a plurality of pins.
- 27. (Currently Amended) The electrical system of claim <u>24</u> 25, wherein: said first array of electrical contacts includes a plurality of solder balls.
- 28 (Original) A microelectronic device comprising.

Serial Number: 09/845896 Filing Date: April 30, 2001

Title: HIGH PERFORMANCE, LOW COST MICROELECTRONIC CIRCUIT PACKAGE WITH INTERPOSER

a die/core assembly having a microelectronic die fixed within a package core, said die/core assembly including a first surface;

a metallization layer built up over said first surface of said die/core assembly, said metallization layer having a first metallization portion over said die and a second metallization portion over said package core;

a grid array interposer unit laminated to said metallization layer; and at least one capacitor conductively coupled to an exposed portion of said metallization layer to provide de-coupling for circuitry within said microelectronic die.

29. (Original) The microelectronic device of claim 28, wherein:

said metallization layer includes at least one power landing pad situated over said microelectronic die that is conductively coupled to multiple power bond pads on said die and also to a corresponding power contact on said grid array interposer unit.

30. (Original) The microelectronic device of claim 28, wherein:

said metallization layer includes at least one power landing pad situated over said package core that is conductively coupled to multiple power bond pads on said die and also to a corresponding power contact on said grid array interposer unit.

Bs

31. (Currently Amended) The electrical system of claim <u>24</u> 25, further including:

at least one capacitor conductively coupled to an exposed portion of said metallization layer to provide de-coupling for circuitry within said microelectronic die.

- 32. (Previously Added) A microelectronic device comprising:
 - a die fixed within a package core;
- a metallization layer built up upon said die and said package core, wherein said metallization layer includes a first metallization portion located over said die and a second metallization portion located over said package core; and

a grid array interposer unit having a first surface laminated to said metallization layer, said grid array interposer unit having an array of electrical contacts on a second surface thereof for connection to an external circuit board, and wherein said grid array interposer unit has a thickness between said first and second surfaces that is no greater than 0.5 millimeters.

33. (Previously Added) The microelectronic device of claim 32, comprising:

at least one de-coupling capacitor connected to said second surface of said grid array interposer unit to provide de-coupling for circuitry within said die.

34. (Previously Added) The microelectronic device of claim 32, wherein:

said grid array interposer unit includes an opening that exposes a first portion of said metallization layer, said microelectronic device further comprising at least one de-coupling capacitor connected to said first portion of said metallization layer to provide de-coupling for circuitry within said die.

35. (Previously Added) The microelectronic device of claim 32, wherein:

said metallization layer includes at least one ground pad that is conductively coupled to said metallic cladding on said package core through one or more via connections.